09/271,691




Fig. 1 PCI-PCI Bridge Block Diagram





Fig 1A Block System Diagram






Fig. 3 WASP Block Diagram




Fig. 4 I/O Transaction Forwarding Map




Fig. 5 Memory Transaction Forwarding Map




Fig. 6 WASP Frame Format and Parity Generation

Description		17	16	15 12	11 8	7 4	3 0
Posted Witte	PW	Ŭ	ParErr	1000	PCI Cmd	PCI BE	Par
PC1 Configuration	PCR	U	ParErr	1001	PCI Cmd	PCI BE	Par
Delayed Request 0	DRO	U	ParErr	1100	PCI Cmd	PCI BE	Par
Delayed Request 1	DRI	U	ParErr	1101	PCI Cmd	PCI BE	Par
Delayed Request 2	DRA	U	ParErr	1110	PCI Cmd	PCI BE	Par
Delayed Completion	DXC	U	ParErr	1111	PCI Cmd	PCI BE	Par
Success Alek	(\$).(1)	U	U ·	0001	U	U	Par
Fallow Act	FA	U	U	0010	U	U	Par
Sanity Check	S CC	U	U	0011	υ	U	Par
Reset	[EST]	U	υ	0100	U	U	Par
Power On	POP	U	U	0101	U	U	Par

Fig. 7 Command Packets

Error Condition	Response		
Bad PAIR on title frame of command packet	ignore transfer		
Bed PAR on pecket econt frence of	submit Failure ACK if received		
commend pecket	packet is not a Failure ACK or		
	a Sanity Check		
Bad PAIR on data packet	submit Failure ACK		
Receipt of data packet after till frame (fi.e.	ignore rest of transfer		
command packet did not start (transfer))			
Received pecket count does not metal	submit Failure ACK		
packet counter			

Fig. 8 Error Condition Responses




Fig. 9 RTQ Packet Encoding




Fig. 10





Fig. 11a






Fig. 11c